AUTOMATIC BOOTSTRAP LOADER

an option for the Varian Data Machines 620/f Computer System

Specifications Subject to Change Without Notice



varian data machines/a varian subsidiary

1971

98 A 9908 300

98 A 9908 300 AUGUST 1971

FOREWORD

The 620/f Automatic Bootstrap Loader Manual defines and explains the logical, electrical, and mechanical parameters that control the interface between a Varian Data Machines 620/f computer and the automatic bootstrap loader option.

The six sections of the manual:

- Introduce the automatic bootstrap loader in relation to the system
- Describe its installation and interfacing
- Give a detailed theory of operation
- Describe testing and troubleshooting procedures for maintaining it in the field
- Reference all hardware with drawings, parts lists, and wire lists



CONTENTS

TABLE OF CONTENTS

SECTION 1 INTRODUCTION

1.1	System Overview	1-1
1.2	Functional Description	1-2
1.3	Specifications	1.8
	SECTION 2 INSTALLATION	
	INSTALLATION	
2.1	Physical Description	2-1
2.2	System Layout and Planning	2-1
2.3	System Interconnection	2-4
2.4	Interface Signals	
	0-0-101	
	SECTION 3 OPERATION	
3.1	Preparation of the Input Device	. 3-1
3.2	Preparation of the Computer	
	SECTION 4 THEORY OF OPERATION	
		4 1
4.1	Bootstrap Switch Pulse	. 4-1
4.2	Automatic Bootstrap Loader Control Sequences	
4.3	Mnemonics	4-13

CONTENTS

SECTION 5 MAINTENANCE

5.1	Equipment	5.	
	Testing the Automatic Bootstrap Loader		
	Reference Documents		

SECTION 6 DRAWINGS AND PARTS LISTS

APPENDIX BINARY LOAD/DUMP (BLD II)



CONTENTS

LIST OF ILLUSTRATIONS

1-1	Automatic Bootstrap Loader Block Diagram	1-3
1-2	ABL ROM Byte/Computer Word Correspondence	
2-1	ABL Component Layout Assembly	
2-2	ABL Card Location	
4-1	BOOTSTRAP Switch	
4-2	CPU Control Board II Portion of the ABL Logic	
4-3	ABL Control Sequences	
4-4	ABL Operation and Computer States	
4-5	Bootstrap Loading and Start/Run Sequence Timing	
4-6	CPU Register Programming Sequence Timing	
1.1	ADI DOM Cantinuations	1 5
1-1	ABL ROM Configurations	
1.2	ABL ROM Unit Byte Address/Computer Word Correspondence	
1-3	Specification of the ABL	1.8
2-1	`ABL Part Numbers	
2-2	ABL Interface Signals	
4-1	Bootstrap Loading Sequence: Address Versus Data Outputs	
4-2	Mnemonic Definitions	
5-1	TTY Memory Listing	
5-2	High-Speed Paper Tape Reader Memory Listing	
5-3	TTY ROM Truth Table	
5-4	High-Speed Paper Tape Reader ROM Truth Table	5-5

		3 * 3
		in the second se

1.1 SYSTEM OVERVIEW

The Model 620/f-15 Automatic Bootstrap Loader (ABL) is a mainframe option for the Varian Data Machines 620/f computer system. The ABL loads a short bootstrap program into the 620/f core memory whenever the BOOTSTRAP switch on the computer control panel is pressed. This bootstrap program can then load the Varian binary load/dump II program (BLD II), which in turn can load and execute any other 620 programs. After pressing BOOTSTRAP, the bootstrap loading and the loading and execution of the operational program is fully automatic, thus eliminating the time and effort of manual loading and manipulation. The ABL is intended to be used only when the contents of memory are unknown.

The ABL hardware is on a portion of one standard 620/f wired-socket card in the mainframe. There is, in addition, a connection to the BOOTSTRAP switch on the computer control panel.

The ABL includes one or two read-only memory (ROM) units each capable of holding sixteen 16-bit words of the bootstrap program. The standard ABL, which is programmed either for Teletype (TTY) or for paper tape reader input, requires only one ROM unit. ABLs programmed for other 1/O devices require one or two units, according to the size of the bootstrap program for the particular device.

NOTE

In this manual, numbers beginning with a digit other than zero are decimal numbers and numbers with a leading zero are octal.

1.2 FUNCTIONAL DESCRIPTION

The ABL is functionally divided into eight circuits: BOOTSTRAP switch control logic, bootstrap loader timing and control logic, register loading and CPU control logic, CPU control logic drivers and receivers, address counter, ROM logic, word assembly buffer, and AB bus drivers. Figure 1-1 is the ABL functional block diagram.

1.2.1 BOOTSTRAP Switch Control Logic

This circuit, located on the computer control panel, provides a pulse to the ABL whenever the BOOTSTRAP switch is pressed. This pulse initiates the loading of the bootstrap program.

The pulse is not sent if the BOOTSTRAP switch is disabled. The switch is disabled whenever the CPU is in RUN mode, or the ABL is busy executing a previous operation.

1.2.2 Bootstrap Loader Timing and Control Logic

This circuit initiates and controls the transfer of data from the ROM to the computer core memory. Specifically, this logic controls the following four functions:


It recognizes the pulse from the BOOTSTRAP switch control logic and then initiates the bootstrap program loading sequence.

It performs the bootstrap program loading sequence. This consists of reading data out of sequential addresses in the ROM and transferring these data to the computer core memory. The transfer is controlled by the 620/f direct memory access (DMA) port to memory.

It resets and advances the address counter of the ABL during the loading of the bootstrap program.

It strobes the flip-flops of the ABL word assembly buffer during the loading of the bootstrap program. This strobe controls the assembly of the ROM data bytes into 620/f computer words.





VT11-1133

Figure 1-1. Automatic Bootstrap Loader Block Diagram

1.2.3 Register Loading and CPU Control Logic

This circuit decodes the states of the address counter, thus controlling the loading of the registers and the termination of the ABL operation.

During the loading of the bootstrap program, this decoding loads the 620/f program (P), memory address (L), instruction (I), and index (X) registers with the data necessary to execute the bootstrap program. This execution occurs after the program is loaded and the CPU enters RUN mode.

When this logic detects the final state of the address counter, it generates the signal putting the 620/f in RUN mode. It also terminates the ABL operation.

1.2.4 CPU Control Logic Drivers and Receivers

This circuit is the interface between the ABL and the 620/f I/O control signals.

1.2.5 Address Counter

This circuit enables the ABL ROM and provides it with the five-bit addresses. It also provides the least significant five bits of the memory trap address.

The address counter also transmits control signals to both the bootstrap loader timing and control logic (section 1.2.2) and the register loading and CPU control logic (section 1.2.3).

1.2.6 Read-Only Memory (ROM) Logic

The ABL ROM contains the bootstrap program to be loaded into computer memory when the BOOTSTRAP switch on the 620/f control panel is actuated. Since the bootstrap program is specific to a particular input device, a separately programmed ROM for each device is required. However, only one type of device per system is accommodated by the standard ABL ROM.

If the bootstrap program for the specified input device requires 17 to 32 computer words of 16 bits each, two ROM units are installed in the ABL. If fewer than 17 words are required, only one ROM unit is installed. The ROM configurations for the available input devices are indicated in table 1-1. In configurations requiring two ROM units, unit 1 contains the first 16 words of the bootstrap program, and unit 2 the remainder. The standard ABL has only one ROM unit.

Table 1-1. ABL ROM Configurations

Input Device	ROM Unit 1 (F2)	ROM Unit 2 (H2)	
Teletype	Required	Unused	
Paper Tape Reader	Required	Unused	

Each ROM unit is within a 16-pin dual-in-line chip. It is a monolithic, high-speed, transistor-transistor logic (TTL) 32-byte memory. It is externally addressed by five bits from the address counter (section 1.2.5) and decodes the addresses internally. Each of the eight output transistor circuits within the chip can sink a maximum of 12 mA.


Figure 1-2 shows the formats of the ROM bytes and the 620/f computer words, and their correspondence. Table 1-2 shows the correspondence between the ROM byte addresses in each ROM unit and the 620/f bytes and words.

1.2.7 Word Assembly Buffer

This buffer stores an eight-bit byte read out of an even-numbered ROM address so that when the corresponding odd-numbered address byte is read out, the two bytes can be assembled into a 16-bit computer word for entry into the 620/f core memory.



ROM BYTE POSITIONS 620/f WORD BIT POSITIONS



n = EVEN NUMBER (0,2,4,....30)

VTI1-1134

Figure 1-2. ABL ROM Byte/Computer Word Correspondence



Table 1-2. ABL ROM Unit Byte Address/Computer Word Correspondence

ABL ROM Unit Byte Address	Computer	Byte/Word Word	ABL ROM Unit Byte Address	Computer	Byte/Word Word
0	1 2	1	16 17	17 18	9
2 3	3 4	2	18 19	19 20	10
4 5	5 6	3	20 21	21 22	11
6 7	7 8	4	22 23	23 24	12
8	9 10	5	24 25	25 26	13
10 11	11 12	6	26 27	27 28	14
12 13	13 14	7	28 29	29 30	15
14 15	15 16	8	30 31	31 32	16

1.2.8 AB Bus Drivers

This circuit is the interface between the ABL ROM outputs and the address counter memory trap address on one hand, and the 620/f AB bus on the other. The bootstrap loader timing and control logic (section 1.2.2) gates the ROM outputs and the trap address onto the AB bus so that the ROM data can be stored in the specified area of the 620/f core memory.

1.3 SPECIFICATIONS

The functional, physical, and electrical specifications of the ABL are given in table 1-3.

Table 1-3. Specifications of the ABL

P	ar	a	m	6	te	r
	uı	ч				

Description

Organization

BOOTSTRAP switch on the computer control panel, plus associated logic circuits. On the wired-socket card: bootstrap loader timing and control logic, register loading and CPU control logic, CPU control logic drivers and receivers, address counter, read-only memory (ROM) and associated logic,

and AB bus drivers

Read-Only Memory

Specifically programmed to accommodate one type of input device. Depending on the input device, one or two ROM units, each accommodating 32 eight-bit bytes within a monolithic TTL 16-pin dual-in-line chip sinking a maximum of 12 mA

Input Devices

The ABL can accommodate only one type of input device. ABLs are presently available for the following: TTY, high-speed paper

tape reader

Data Transfer

Sixteen-bit data word transfers from the ABL ROM to the computer core memory via the direct memory access (DMA) channel. Hardware insertion of instructions into CPU registers

Table 1-3. Specifications of the ABL (continued)

Parameter

Description

Logic Levels

Positive logic

True:

+2.5 to 5.0V dc

False:

0.0 to + 0.5 V dc

Size

Twenty-four IC sockets on a 3-by-15-inch

(7.7 x 38.1 cm) circuit card (If the system

contains a TTY controller, it shares the

card with the ABL.)

Interconnection

Plugs into 620/f CPU tray slot 13

Input Power

+5V dc ±5 percent at 0.9 ampere maximum

Operational Environment

0 to 50 degrees C, 0 to 90 percent relative

humidity without condensation

		.0.	
*			
			5
3 % 7			

It is recommended that Varian Data Machines customer service engineers install the ABL. Logic diagrams, assembly drawings, and wiring information are provided at the time of purchase.

2.1 PHYSICAL DESCRIPTION

The ABL occupies 24 socket positions on a 3-by-15-inch (7.7 x 38.1 cm) circuit card. If the system includes a TTY controller, it shares the card with the ABL. The part number of the ABL depends on the input device accommodated, and whether the card also holds a TTY controller. Table 2-1 gives the part numbers for the various combinations, and figure 2-1 shows the components on the card.

2.2 SYSTEM LAYOUT AND PLANNING

The ABL circuit card is located in slot 13 of the CPU tray. The card slots in this tray, which is mounted in the computer mainframe, are numbered 1 through 14 from rear to front as you face the 620/f control panel. Figure 2-2 shows the ABL mounted in the CPU tray.

Table 2-1. ABL Part Numbers


Input Device	TC*	ABL Part No.	Card Number	ABL ROM Unit 1**
Teletype	Yes	01P0951-000	44P0451-001	49A0113-000
	No	01P0951-001	44P0451-002	49A0113-000
Paper tape reader	Yes	01P0951-002	44P0451-001	49A0113-001
	No	01P0951-003	44P0451-002	49A0113-001

^{*} TC = TTY controller. Yes in this column indicates that the ABL shares the card with a TC. No indicates that the ABL is alone on the card, i.e., there is no TC in the system.

^{**} ABL ROM Unit 2 is not applicable.

Figure Component





VT13-0265

Figure 2-2. ABL Card Location

2.3 SYSTEM INTERCONNECTION

The ABL circuit card is inserted into slot 13 when the CPU tray is extended from the front of the computer mainframe and held by an extender assembly bolted to the front of the mainframe.

Insert the card into the mounting guides of slot 13 with the component side of the card toward the backplane connectors.

Apply moderate pressure to seat the card-edge connectors firmly into the mating connectors on the CPU tray. To prevent damage to the connectors or to the nylon guides, apply pressure evenly across the top of the card.

Insertion of the card also makes the required connections to the BOOTSTRAP switch on the computer control panel. No other manipulations are necessary.

The card has ejector handles for unseating it from its mating connectors. To remove the card, lift the inside edges of the ejector handles, then lift the card from the slot.

2.4 INTERFACE SIGNALS

The ABL interfaces with the CPU and with the DMA channel via control lines listed in table 2-2. A circuit card connector pin number follows each signal mnemonic. Refer to section 4 for definition of the mnemonics and explanation of the signal functions.

Table 2-2. ABL Interface Signals

Signal	Pin Number	Signal	Pin Number
ABL/CPU Interface Line	s		
Input			
ABLE -	P1-25	ST1 -	P1-24
Output			
ABLST -	P1-9	BM11 -	P1-15
BM01 -	P1-7	OPECB -	P1-21
BM03 -	P1-8	OPTEI -	P1-20
BM07 -	P1-11	OPTEL -	P1-23
BM09 -	P1-13	OPTEP -	P1-21
BM10 -	P1-14	OPTEX -	P1-22
ABL/DMA Channel Inter	face Lines		
Input			
DRYX - C	P1-31	IUCX - C	P1-30
FRYX - C	P1-32	SYRT - C	P1-39
IUAX - C	P1-28		
Output			
TPIX - C	P1-37		
Bidirectional			
AB00 - C	P1-42	AB08 - C	P1-63
AB01 - C	P1-43	AB09 - C	P1-64
AB02 - C	P1-44	AB10 - C	P1-65
AB03 - C	P1-45	AB11 - C	P1-66
AB04 - C	P1-46	AB12 - C	P1-67
AB05 - C	P1-47	AB13 - C	P1-68
AB06 - C	P1-48	AB14 - C	P1-69
AB07 - C	P1-49	AB15 - C	P1-70



SECTION 3
OPERATION

The only control directly affecting the ABL is the momentary, spring-loaded BOOTSTRAP switch on the computer control panel. Pressing this switch loads the automatic bootstrap program into memory. However, the input device and CPU must first be prepared as directed below.

3.1 PREPARATION OF THE INPUT DEVICE

Prepare the input device accommodated by your ABL as directed in this section, referring also to the device manual.

3.1.1 Preparation of the Model 33B TTY

Position the binary load/dump (BLD II, appendix A) tape in the TTY reader with the first binary frame at the reading station.

Press RESET on the computer control panel.

Put the TTY reader control lever in the STOP position.

Put the TTY on-line.

3.1.2 Preparation of the Model 35B TTY

Put the TTY off-line.

Put the mode switch in position KT.

Press the following sequence of keys: CTRL, D, T, and Q.

Position the binary load/dump (BLD II, appendix A) tape in the TTY reader with the first binary frame at the reading station.

Press RESET on the computer control panel.

Put the TTY reader control lever in the STOP or LOAD position.

Put the TTY on-line.

SECTION 3 OPERATION

3.1.3 Preparation of the High-Speed Paper Tape Reader

Turn on the paper tape reader, ensuring that the LOAD/RUN switch is in the LOAD position.

Position the binary load/dump (BLD II, appendix A) tape in the reader with the first binary frame at the reading station.

Press RESET on the computer control panel.

Set the paper tape reader LOAD/RUN switch to RUN.

3.2 PREPARATION OF THE COMPUTER

Turn the computer on.

Put the STEP/RUN switch in the STEP position.

Then put the same switch in the RUN position.

Press and release the BOOTSTRAP switch, thus loading the bootstrap program.

If the BLD II program is being input from a TTY, set the TTY reader control lever to START or RUN.

The BLD II tape will now be read into memory automatically.



Pressing the BOOTSTRAP switch on the computer control panel sends a starting pulse to the ABL. The ABL begins immediately to load the bootstrap program and to program the CPU registers. When this is completed, the ABL puts the CPU in run mode to execute the loaded program and then resets itself.

In the following description, ICs and components are located by their positions on the board, e.g., C3.

4.1 BOOTSTRAP SWITCH PULSE

This logic (figure 4-1) includes the BOOTSTRAP switch on the computer control panel and its connections to connector J1. Provided that the CPU is in step mode and the ABL is not busy executing a previous operation, actuating the spring-loaded BOOTSTRAP switch automatically loads the bootstrap program, using the ABL. (In systems not equipped with the ABL, the BOOTSTRAP switch is present on the computer control panel, but is not connected.)

When the switch is pressed, the connection between pins 1 and 3 produces ABLS – low, which sets a latch on CPU control card II in slot 10 (figure 4-2). The set latch produces ABLSE +, which is gated with a high ONSTP + to produce ABLE – to the ABL on card 13. ONSTP + results from the ABLSE – output of the latch being inverted to EONS + and




Figure 4-1. BOOTSTRAP Switch

input to the one-shot at C3. The width of the ONSTP + pulse from this one-shot is 55 nanoseconds, as determined by the values of the components at C2.

ABLE – low initiates the loading of the bootstrap program by the ABL. The logic diagrams of the ABL on card 13 given in section 6 of this manual aid in understanding the following sequences.


4.2 AUTOMATIC BOOTSTRAP LOADER CONTROL SEQUENCES

The bootstrap loading sequence (BLS) starts with the ABLE – pulse from the BOOTSTRAP switch (section 4.1), and ends with the address counter having reached 64.

The CPU register programming sequence (RPS) runs parallel with the BLS.

The CPU start/run sequence (SRS) starts where the BLS and RPS terminate. The SRS puts the computer in run mode and resets the ABL, thus terminating the ABL hardware operation.

Figure 4-3 shows the relationships of the ABL sequences to each other, and figure 4-4 shows the correspondence of states in the CPU to those in the ABL during ABL operations. Figures 4-5 and 4-6 are the timing diagrams of the ABL sequences.



VT11-1136

Figure 4-2. CPU Control Board II Portion of ABL Logic

BOOTSTRAP SWITCH PULSE INITIATES:

ADDRESS COUNTER ABL CONTROL REACHES 64

SEQUENCES RESET

BOOTSTRAP LOAD SEQUENCE

CPU REGISTER AND PROGRAMMING SEQUENCE CPU START/RUN SEQUENCE

VTI1-1137

Figure 4-3. ABL Control Sequences




4.2.1 Bootstrap Loading Sequence (BLS)

The BLS transfers the bootstrap program from the ABL ROM to the computer core memory via the DMA port. During the BLS, the address counter increments 64 times and the sequence terminates when the counter reaches this value (01000000). The counter increments twice for each data-word transfer to memory, thus providing for the assembly of the ROM bytes into computer words.

Thus, to obtain the correct ROM address and memory address, the least significant five bits of the address counter are used for the ROM address, while the memory address is determined by bits 2, 4, 8, 16, and 32. Table 4-1 shows the correspondence of address counter values to data outputs.

ABL ROM unit 1 is enabled while the value of the address counter is 0 to 31, and is then disabled. ABL ROM unit 2, if present, is enabled while the value of the address counter is 32 to 63, but is otherwise disabled. Note that the corresponding pins of each ROM unit are tied together, e.g., AD1 + enters both units at pin 10, and MO1 + leaves each ROM unit at pin 1. If ABL ROM unit 2 is not present, the value loaded into core memory will be 0177777 for each location indicated by the address counter while it has values between 32 and 63.








Figure 4-5. Bootstrap Loading and Start/Run Sequence Timing




Figure 4-6. CPU Register Programming Sequence Timing



Initially, the address counter is zero and all control flip-flops are reset. When the computer is in step mode (producing ST1 – inverted to ST1 +) and the ABLE – pulse is received by the ABL, the BLS starts. The transition at the end of the 55-nanosecond ABLE – pulse outputs ABLSL + high from flip-flop B4. ABLSL + remains high throughout the BLS and goes low only when the direct reset (RES1 –) is activated by SYRT – C and ENRS – high in the SRS (section 4.2.2).

At the start of the BLS, AD64 – and EABI – are both high, thus converting ABLSL + to STABL + at B2. STABL + goes to the bootstrap loading sequencer (components A3 and A4) to initiate the word-loading process. The word-loading process consists of 32 identical passes. The first pass starts with the address counter at 0. Since the counter increments twice for each pass, all passes start with even addresses.

One pass of the word-loading process proceeds as follows: The IUCX - C from the CPU/DMA interrupt clock is inverted to IUCX + and reinverted to IUCX -, in which form it is gated with STABL + in the sequencer at A4. This is ORed with FRYX + (inverted from FRYX - C), producing CLBS2 -, whose leading edge outputs LBS2 + high from the sequencer.

LBS2 + high and high LBS1 - from the sequencer produce LBS02 -, and thus ADCS + high input to the address counter. This strobes an ROM byte into the word assembly buffer. Address decoding is internal to the ROM.

Simultaneously, the other output of the bootstrap loading sequencer, LBS2 – low, produces TPIX + high and thence TPIX – C low, a trap-in request to the CPU DMA.

When the interrupt acknowledgment IUAX – C is received from the CPU DMA, the sequencer flip-flop outputs reverse with a delay on this transition for the LBS2 flip-flop for the enabling clock input IUCX + . TPIX – C goes high at the same time as IUAX – C. LBS1 – low from the sequencer causes the prewired sector address bits and bits 2, 4, 8, 16, and 32 of the address counter to be gated onto the AB bus (signals ABxx – C) as the memory address. The address counter increments once at this time.



When the CPU DMA transmits FRYX – C, the gated memory address is removed from the AB bus, and the outputs of both the ROM and the word assembly buffer are gated onto it. The ROM outputs form AB bus signals AB00 – C through AB07 – C, while the word assembly buffer outputs AB08 – C through AB15 – C. When the data word is stored in core memory, the CPU DMA sends DRYX – C low to the ABL. The sequencer again reverses, TPIX – C goes high, and the data are removed from the AB bus. The address counter increments a second time to complete one pass of the BLS.

The sequencer is again in the initial state, and the address counter contains a count two higher than that of the initial state for this pass. After 32 passes, the address counter contains 64 (01000000). AD64 + goes high, completing the BLS.

4.2.2 CPU Register Programming Sequence (RPS)

The RPS runs parallel with the BLS. Figure 4-6 is the timing diagram for the RPS.

The RPS loads the CPU registers with the data needed to execute the bootstrap program. First, the RPS loads the program (P) and memory address (L) registers with the entry address of the bootstrap program. It then loads the instruction (I) register with the operation code for a No Operation (NOP) instruction, enabling the computer to enter the program execution cycle. Finally, the RPS loads the index (X) register with the memory address of the beginning of the binary loader (BLD II).

Address counter outputs AD8 + high, AD4 + low (then inverted to AD4 - high), and AD2 + high produce strobe SPIX + high. The address counter outputs AD16 + and AD32 + are gated with this strobe to produce the gate signals for the P, I, and X registers, GPBM +, GIBM +, and GXBM +. These are then gated with SPIX + to output the transfer enabling signals to the registers, OPTEP -, OPTEI -, and OPTEX -. The L register enabling signal OPTEL - is produced from GPBM + and SPIX + in the same way as OPTEP - since the L and P registers are loaded with the same information.

The timing diagram makes the enabling sequence clear. When AD16+ first goes high (AD32+ is low), GPBM+ goes high. On the next negative transition of AD4+, there is an SPIX+ strobe that produces OPTEP- low and OPTEL- low pulses, enabling the loading of the P and L registers with the bootstrap program entry address. This address is 000212, entered by the BM bus bits BM07-, BM03-, and BM01- that are hard-wired to and inverted from GPBM+.



When AD16 + then goes low (and AD32 + first goes high), GIBM + goes high. On the next negative transition of AD4 +, there is an SPIX + strobe that produces the OPTEI - low pulse, enabling the loading of the I register with the NOP code. This code is 005000, entered by the BM bus bits BM09 - and BM11 - that are hard-wired to and inverted from GIBM +.

When AD16 + again goes high (AD32 + remains high), GXBM + goes high. On the next negative transition of AD4 +, there is an SPIX + strobe that produces the OPTEX - low pulse, enabling the loading of the X register with the memory address of the beginning of the BLD II program. This address is 007000, entered by the BM bus bits BM09 -, BM10 -, and BM11 - that are hard-wired to and inverted from GXBM +.

When AD16 + next goes low, AD32 + also goes low, and AD64 + goes high, terminating the RPS.

On each of the above transitions of AD16+, the previous high gating signal goes low as the new gating signal goes high. OPECB – which enables the transmission of BMxx – to the ABL BM bus and thence to the CPU AY bus, goes low when GPBM+ goes high (first AD16+ transition), and remains low until GXBM+ goes low (last AD16+ transition) and AD64+ goes high. Thus transmission of data on the ABL BM bus in enabled throughout the time when register loading patterns are active. The data are transmitted to the required register via the CPU adder according to the active transfer enabling signal GPBM+, GIBM+, or GXBM+. The actual data sent with each of these enabling steps depend on the bits of the BM bus that are hard-wired to these signals.

4.2.3 CPU Start/Run Sequence (SRS)

The SRS begins when AD64 + goes high, i.e., at the end of the BLS and RPS. The registers are now loaded and the ROM has been read out. The high AD64 + shows that the ABL address counter has incremented through its capacity and is now at the point of "overflow". AD64 + sets the end-ABL flip-flop on the leading edge of the next IUCX - C clock pulse following that when AD64 + went high. This flip-flop produces EABL + high, which in turn produces ABLST - low, which puts the CPU in the RUN state. EABL + also produces the ABL reset signal ENRS - that inputs RES1 - to the direct reset of the ABL enabling flip-flop at B4. This restores the ABL to its initial state.

4.3 MNEMONICS

The mnemonics used in the ABL (card 13) are listed alphabetically in table 4-2, with the source and definition. The source indicates the sheet number of the logic diagram (section 6) followed by the location of the IC or component, or by the pin number where the signal enters ABL card 13; e.g., ABLSL originates at IC location B4 as shown on logic diagram page 2, and ABLE enters the ABL at pin 25 of connector P1 as shown on the same page.

Following the general mnemonics list is a list of mnemonics affecting the ABL but not originating or appearing on the ABL card in slot 13 of the CPU tray. Signals designated as being shown in figure 4-2 appear in that figure, which is the logic diagram of the portion of CPU control board II (slot 10) concerning the ABL. Signals designated as being shown in figure 4-1 appear in that figure, a wiring diagram of the BOOTSTRAP switch on the computer control panel.

Table 4-2. Mnemonic Definitions

Mnemonic	So	urce	Definition
ABLE	2	P1-25	ABL enabler from CPU control II
ABLSL	2	B4	ABL selected
ABLST	2	C4	ABL start
AB00 - C to AB15 - C	3	D4, D5 E4, E5, F5, H5	CPU AB bus gating
ADCS	3	В3	Address counter strobe
AD1,2,4, 8,16,32,64	3	D2, E2	Address counter outputs
BMC+	3	H3, F3	Buffer mode control
BM01,03,07 09,10,11 -	2	B5, C5	ABL BM bus outputs to CPU AY bus
CLBS1, CLBS2	2	A4	Bootstrap loading sequencer clocks
00.4.0000.300			

Table 4-2. Mnemonic Definitions (continued)

Mnemonic	So	urce	Definition
DRYX - C	2	P1-31	Data ready signal from CPU/DMA
EABL	2	B4	End ABL
ENRS	2	D4	End reset
FRYX - C	2	P1-32	Function ready signal from CPU/DMA
GIBM	2	C3	Gate instruction to ABL BM bus
GPBM	2	B2	Gate program to ABL BM bus
GXBM	2	C3	Gate index to ABL BM bus
IUAX - C	2	P1-28	Interrupt acknowledgment from CPU/DMA
IUCX - C	2	P1-30	Interrupt clock from CPU/DMA
LBS01 to LBS03	3	B3	Decoded bootstrap loading sequencer outputs
LBS1, LBS2	2	A3	Bootstrap loading sequencer flip- flop outputs
LBS1 + A	3	D3	Inversion of LBS01 to less significant byte of the AB bus gating
LBS1 + B	3	D3	Inversion of LBS01 to more significant byte of the AB bus gating
MO1 to MO8	3	F2, H2	ROM outputs
OPCEB	2	C5	Option enabled to C bus (via BM and AY buses through the CPU arithmetic unit
OPTEI	2	C4	Option transfer enabled to I register



Table 4-2. Mnemonic Definition's (continued)

Mnemonic	Sou	ırce	Definition
OPTEL	2	D4	Option transfer enabled to L register
OPTEP	2	C4	Option transfer enabled to P register
OPTEX	2	C4	Option transfer enabled to X register
RES1	2	C3	Reset ABL
SPIX	2	B2	Strobe P (L), I, and X registers
STABL	2	B2	Start ABL
ST1	2	P1-24	State 1 (CPU in step mode) input
SYRT - C	2	P1-39	System reset input
TPIX	2	В3	Trap-in request
TPIX - C	2	C5	ABL trap-in request output signal
WSB1 to WSB8	3	F3, H3	Word assembly buffer outputs
ABL Signals on CPU Contr	ol Pa	anel or Control C	ard II
ABLE	4-2	K5	ABL enabler
ABLS	4-1	S30	ABL control panel switch
- ABLSE	4-2	B5	ABL switch latch outputs
EONS	4-2	D5	Enable one-shot
GGA	4-2	2 C3	Ground
INTSE	4-2	2 *	Interrupt switch enabler
ONSIT	4-2	2 C2, C3	One-shot internal timing

Table 4-2. Mnemonic Definitions (continued)

Mnemonic	Source	Definition
ONSTP	4-2 C3	One-shot start pulse
STRSE	4-2 *	Start switch enabler

^{*} Source is elsewhere in the CPU logic



ABL maintenance consists of running the tests described below, troubleshooting any errors detected, and making repairs as necessary. Error isolation is aided by familiarization with the ABL operation and by use of the logic diagram (section 6). The 620/f maintenance manual (document number 98 A 9908 050) provides system information useful in ABL maintenance.

5.1 EQUIPMENT

The following is a list of recommended test equipment and tools for maintaining the ABL.

- a. Oscilloscope, Tektronix type 547
- b. Multimeter, Triplett type 630
- c. DM265 extender card, part number 44P0437
- d. CPU extender cables
- e. Card puller, Titchener type 1731

5.2 TESTING THE AUTOMATIC BOOTSTRAP LOADER

Perform the following tests using the ROM required by the system, and the corresponding I/O device. If more than one ABL ROM is to be used in the system or shipped with the ABL, repeat the tests for each ROM and the corresponding I/O device.

5.2.1 Bootstrap Loader Program Test

Load the AID II program (see 620/f Handbook) at address 0X6000. *

Install the required ROM in the ABL, attaching the latter to the CPU with an extender board and cables (refer to the 620/f Maintenance Manual). Connect the corresponding I/O device to the system.

Set the STEP/RUN switch on the computer control panel to STEP.

Press the REPEAT switch on the computer control panel.

Press the RESET switch on the computer control panel.

Press the BOOTSTRAP switch on the computer control panel. The CPU should remain in step mode with its registers set as follows:

a. Program (P) register: 000214

b. Index (X) register: 007000

c. Instruction (I) register: 005000

Using AID II, cause a printout of the bootstrap program just loaded by the ABL and compare it with the correct listing. Tables 5-1 and 5-2 are listings of ABL programs for the TTY and high-speed paper tape reader, respectively. Tables 5-3 and 5-4 are the corresponding ROM truth tables.

*	X =	Memory Module
	0	4K
	1	8K
	2	12K
	3	16K
	4	20K
	5	24K
	6	28K
	7	32K

Table 5-1. TTY Memory Listing

Address	Octal Configuration	Symb	olic Coding	
000200	102601	READ	CIB	
000201	004011		ASLB	NBIT - 7
000202	004041		LRLB	1
000203	004446		LLRL	6
000204	001020		JBZ	SEL
000205	000214			
000206	055000		STA	0, 1
000207	001010		JAZ	LHLT + 1
000210	007000			
000211	005144		IXR	
→ 000212	005101	ENTR	INCR	1
000213	102601	SEL	CIB	
000214	101201		SEN	READ
000215	000200			
000216	001000		JMP	* -2
000217	000214			

Table 5-2. High-Speed Paper Tape Reader Memory Listing

Address	Octal Configuration	Sym	bolic Codin	g	
000200	102637	READ	CIB		
000201	004011		ASLB	1	NBIT - 7
000202	004041		LRLB	1	l
000203	004446		LLRL	6	5
000204	001020		JBZ	, (SEL
000205	000214				
000206	055000		STA	(0, 1
000207	001010		JAZ	l	$_{LHLT} + 1$
000210	007000				
000211	005144		IXR		
000212	005101	ENTR	INCR	1	l
000213	100537	SEL	EXC		
000214	101537		SEN	F	READ
000215	000200				
000216	001000		JMP	:	* -2
000217	000214				

SECTION 5

		Pinar	v Innuf	Addra		/			. TTY	ROM					LCD	Communi	
	E	D	y Input C	В	A	G		MSB Y8	Y7	Y6	Outpu Y5	Y4	Y3	Y2	LSB Y1	Comput Byte	Word
	0	0	0	0	0	0		1 1	0	0	0	0	1 0	0	1 1	1 2	1
	0	0	0	1	0	0		0	0	0	0	1 1	0	0	0 1	3 4	2
	0	0	1 1	0	0	0		0	0	0	0	1 0	0	0	0 1	5 6	3
	0	0	1 1	1 1	0 1	0		0	0	0 1	0	1 0	0 1	0 1	1 0	7 8	4
5.4	0	1 1	0	0	0	0		0	0	0	0 1	0	0	1 0	0	9 10	5
	0	1 1	0	1	0	0	11 S	0	0	0	0	0	0	0	0	11 12	6
	0	1		0	1	U	N	0	0	0	0	0	4.	0	0	13 14	7
	0	1	1	1	0	0		0	0	0	0	0	0	1 0	0	15 16	8
98 A 9908 300	1 1	0	0	0	0	0		0	0	0	0	1 0	1 0	1 0	0	17 18	9
08 300	1	0	0	1 1	0	0		0	0	0 1	0	1 0	0 1	1 0	0	19 20	10

98						T	able 5	3. TTY	ROM	Truth	Table	(contin	ued)			
A 9908		Bina	ry Inp	ut Add	ress		MSB			Outp	uts			LSB	Com	puter
	E	D	С	В	Α	G	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Byte	Word
300																
	1	0	1	0	0	0	0	0	0	0	1	0	1	0	21	11
	1	0	1	0	1	0	0	1	0	0	0	0	0	1	22	
	1	0	1	1	0	0	1	0	0	0	0	1	0	1	23	12
	1	0	1	1	1	0	1	0	0	0	0	0	0	1	24	
	1	1	0	0	0	0	1	0	0	0	0	0	1	0	25	13
	1	1	0	0	1	0	1	0	0	0	0	0	0	0	26	
	1	1 1	0	1	0	0	0	0	0	0	0	0	0	0	27	14
ن ن	1	1	0	1	1	0	1	0	0	0	0	0	0	0	28	
5	1	1 1	1	0	0	0	0	0	0	0	0	0	1	0	29	15
	1	1	1	0	1	0	0	0	0	0	0	0	0	0	30	
*	1	1	1	1	0	0	0	0	0	0	0	0	0	0	31	16
	1	1 1	1	1	1	0	1	0	0	0	1	1	0	0	32	
	X	X	x	X	X	1	1	1	1	1	1	1	1	1		
			NOT	ES:	1.	One	denote	s a hig	gh volta	age ou	t.					

- Zero denotes a low voltage out. x denotes the condition is irrelevant.





7	-	->/
1		
U	Ŀ	
A	•	

		Dina	www.lmm			High-S	eed P		ape Re	ader R		ruth Ta	able	LSB	Comp	uitor
	Ε	D	ry Inp C		A	G	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Byte	Word
	0	0	0	0	0	0	1	0	0	0	0	1	0	1	1	1
	0	0	0	0	1	0	1	0	U	1	1	1	1	1	2	
	0	0	0	1	0	0	0	0	0	0	1	0	0	0	3	2
	0	0	0	1	1	U	U	U	U	U	1	U	U	1	4	
	0	0	1 1	0	0	0	0	0	0	0	1 0		0	0	5	3
	U	U	1	U	1	U	U,	U	1	U	U	U	U	1	6	
	0		1 1									0 1		1 0	7 8	4
ហា	U	U	•	•	•	Ū	U	U		U	U	1	1	U	0	
9	0	1	0	0	0	0	0	0	0	0	0	0		0	9	5
	0	1 1	0	1 1	0 1	0	0 1	0	0	0	0	0 1	0	0	11 12	6
															Marian and	
	0		1 1		0 1	0	0	1 0	0	0	1 0	0	1 0	0	13 14	7
	_															
	0	1	1	1	1	0	0	0	0	0	0	0	1 0	0	15 16	8
																_
98 A	1	0	0	0	1	0	0	0	0	0	0	0	0	0	17	9
9908															(3.50 m sec.)	10
300	1	0	0	1	1	0	0	1	0	0	1 0	1	1 0	0	19 20	10

98				Table	5-4. H	igh-Spe	ed Pa	per Ta _l	pe Rea	der RO	M Tru	th Tab	le (cor	ntinued)		
A 9		Binar	y Input	Addre	ess		MSB			Outpu	ıts			LSB	Comput	er
9908 300	E	D	С	В	Α	G	Y8	Y7	Y6	Y5	Y4	Υ3	Y2	Y1	Byte	Word
	1 1	0	1 1	0	0	0	0	0	0	0	1 0	0	1 0	0	21 22	11
	1 1	0	1 1	1 1	0	0	1 0	0	0	0 1	0	0 1	0 1	1 1	23 24	12
	1 1	1 1	0	0	0	0	1 0	0	0	0	0	0	1 1	1 1	25 26	13
5-7	1 1	1 1	0	1	0 1	0	0	0	0	0	0	0	0	0	27 28	14
7	1 1	1 1	1 1	0	0 1	0	0	0	0	0	0	0	1 0	0	29 30	15
	1 1	1 1	1	1 1	0 1	0	0	0	0	0	0	0	0	0	31 32	16
	X	X	X	X	X	1	1	1	1	1	1	1	1	1		

NOTES:

- One denotes a high voltage out.
- Zero denotes a low voltage out.
- x denotes the condition is irrelevant.





5.2.2 Final Performance Test

Lcad the computer core memory with zeros as follows:

- a. Clear the A register.
- b. Enter 054000 in the instruction (I) register.
- c. Enter 000000 in the program (P) register.
- d. Press the REPEAT switch on the computer control panel.
- e. Set the STEP/RUN switch on the computer control panel to RUN.
- f. Press the START switch on the computer control panel.

The computer should now enter run mode and clear memory.

Load the BLD II program (appendix A) for the I/O device used by the ABL.

Using BLD II, load AID II and verify that this loading is correct. A correct loading indicates that the ABL is free of faults.

5.3 REFERENCE DOCUMENTS

In addition to this manual, the documents listed below are useful aids to understanding and maintaining the ABL.

- 620/f Reference Handbook (98 A 9908 001)
- b. 620/f Maintenance Manual (98 A 9908 050)
- c. 620 Test Programs Manual (98 A 9908 960)
- d. ABL Top Assembly Drawing (01A0951)
- e. ABL Logic Diagram (91C0261)
- f. ABL Wire List (95W0723)
- g. ABL Board Assembly Drawing (44D0451)

SECTION 6 DRAWINGS AND PARTS LISTS

This section contains the logic diagram and parts information for the ABL. For the BOOTSTRAP switch on the computer control panel, refer to figure 4-1. Figure 4-2 is the logic diagram of that portion of CPU control card II (slot 10) directly affecting the ABL.

væ v

NOTES: (UNLESS OTHERWISE SPECIFIED)

REVISIONS


SYM ZONE DESCRIPTION APPROVED DATE


A PRODUCTION RELEASE PER EN 5/5/

REFERENCE DESIGNATIONS		
LAST USED	NOT USED	
	e en massi cu	


REFER	ENCE DRAWINGS
4400451	ASSEMBLY
44P0451	PARTS LIST
95W0723	WIRE LIST
40D0458	P.W. BOARD


DR DRM 12-370	varian data machines /a varian subsidiary
СНК	2722 michelson drive / irvine / california / 92664
DSGN (12-3-70	
ENGRR. ROWER 1-17-1	LOGIC DIAGRAM
APPO Q White ome 1/8/1	AUTO BOOTSTRAP LOADER
APPD Par 5 1/8/7/	TAUTO DOUTSTRAP LUADER
THIS DOCUMENT MAY CONTAIN	
PRÓPRIETARY INFORMATION AND SUCH INFORMATION MAY	CODE IDENT NO. SIZE DWG NO REV
FOR ANY PURPOSE OR USED TO PRODUCE THE ARTICLE	21101 C 9100261 A
OR SUBJECT, WITHOUT WRIT- TEN PERMISSION FROM VDM	SCALE - 620 f - 15 SHEET OF 3





	14	OFFICE OF TOTAL





Warian data machines

DWG. NO.

ZONE 更工 REMARKS CODE IDENT PARTS DWG NO TITLE: SHEE 1.C. U6E960129 C. SN74TIOS. 0 I.C. SN7404N Letton 4174H4 SNIDOG MC30 JAPAC: TOK RESISTOR C.SN74 S J. SN74 しののこ 1061C APPDA NIKIL W.Rh ₽. × ഗ 4-21-71 000 のの別 5340 PAR NUMBER 4-2-71 6975 30 49A0040 620 A0 025 49A0090 4240009 49人の50万人 4940019 71 NO200 4400451 49A00 17-12-4 5246 9 MODEL u 3 ∞ 4 5082 スコア 万円円 9 Q DASH 以而几 3 公田上 200 以厅 ス田口 U) PER Q 23.70 $\frac{\sigma}{\sigma}$ (1) REQ'D QUANTITY S ZEX DR

8000-7100A39

DWG. NO. 44P0451

QUANTITY REQ'D	PER D	ASH	NO					
	002	001	000	FIZO NO	PART NUMBER	DESCRIPTION	REMARKS	ZONE
	4	2	2	14	49A0575-000	1.C.SN7405J		
	4	2	2	15	49A0012-000	1.C. SN7474N		
	١	-	1	16	49A0023-000	1.C.SN74H04N		
	9	7	2	17	4940081-001	1.C.SN 7403N		
	2	-	2	18	49A0010-000	1.C. SN 6006N		
	3	1	2	19	4940007-000	1.C.SN7400N		
	1	_	1	20	0100995-000	COMPONENT ASSY		
	59	22	37	21	58A0060-000	SOCKET, 14 PIN		
	2	2	-	22	5840060-001	SOCKET, 16 PIN		
				23				
	174	72	174	24	58A0062-002	POST, WIRE WRAP		
	1	1	١	25	1651057-061	CARD HANDLE		
	0	0	0	26	53A0333-040	WIRE, KYNAR, YEL	30 AWG	
	1	1	1	27	1651057-056	CARD HANDLE		3
	2	2	-	28	4940112 -000	1.C. SN7493N		
	1	١	-	29	49AJO41-000	1.C.SN74 H51N		
					_			
10756							DWC NO	DEV
NOTES:							DWG NO 44P0451	RF'/
							SHEET 2 OF 2	

APPENDIX BINARY LOAD/DUMP (BLD II)

BINARY LOAD/DUMP (BLD II)

The ABL is intended to be used with the Varian 620 Binary Load/Dump (BLD II) program (92 A 1007-001). BLD II loads paper tape object programs produced by DAS 4A and DAS 8A assemblers. It also provides for dumping of the binary contents of memory onto paper tape in a loadable format.

Since the ABL loads the BLD II into the lowest 4K of memory starting at address 07000, BLD II, once loaded, automatically relocates the binary load/dump portions of its program to the top of memory, provided that the computer has memory wrap-around.

BLD II selects load/dump and I/O devices compatible with the ABL input device.

The BLD II program is fully discussed in document number 98 A 9908 002.

98 A 9908 300

- 1

			(%)	38	
					9
					SET SE
	iii a				

READER'S COMMENTS

Your comments regarding this publication will help us improve future editions. Please comment

on the usefulness and readability of the p specific errors and omissions.	ublication, suggest additions and deletions, and list
DOCUMENT NAME	
DOCUMENT NUMBER	
USEFULNESS AND READABILITY	
SUGGESTED ADDITIONS AND DELETIC	NS .
ERRORS AND OMISSIONS (give page nu	mbers)
	Name
	Title or Position
	Address

FOLD ON TWO LINES, STAPLE AND MAIL No Postage Necessary if Mailed in U.S.A.

Fold

PERMIT NO. 323 NEWPORT BEACH, CALIFORNIA

BUSINESS REPLY MAIL

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



ATTN: TECHNICAL PUBLICATIONS

Fold